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Abstract
The Air Force Institute of Techology (AFIT) is developing a simulation framework to
model a wide variety of existing and proposed Quantum Key Distribution (QKD) systems.
This research investigates using graphical processing unit (GPU) technology to more
efficiently integrate optical pulses modeled within this framework. The goal is to reduce
the simulation execution time. A GPU algorithm is presented for performing numerical
integration of optical pulses described by Gaussian curves to improve pulse energy and
power calculations. In order to measure the performance of the algorithm a optimal timing
method is needed. A timer using Comute Unified Device Architecture (CUDA) events
is selected over a Windows system application programming interface (API) timer. The
problem sizes studied produce speedups greater than 60x on the NVIDIA Tesla C2075
compared to the Intel i7-3610QM CPU.
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NUMERICAL INTEGRATION WITH
GRAPHICAL PROCESSING UNIT FOR QKD SIMULATION
I. Introduction
C
ryptography, the practice and study of techniques for securing communications
between two authorized parties in the presence of one or more unauthorized
third parties, is the centerpiece of a centuries old battle between code maker and code
breaker [4]. The strength of commonly used modern cryptographic algorithms relies on
“computational security” which means the algorithms are considered secure if there is a
negligible probability of discovering the key in a “reasonable” amount of time using current
computational technology [5]. However, recent developments in quantum computing
technology and algorithms threaten to place certain classes of commonly used classical
cryptographic algorithms, such as the Ron Rivest, Adi Shamir and Leonard Adleman
algorithm (RSA), at risk of being compromised [4][6].
In 1984, Bennett and Brassard proposed the first Quantum Key Distribution (QKD)
protocol, BB84, to provide perfect secrecy during key distribution [7]. Using a QKD
protocol, a sender and receiver create an unconditionally secure secret key by leveraging
properties of quantum mechanics. QKD enables two parties to“grow” a shared secret key
with any third-party eavesdropping on the key exchange introducing detectable errors. An
unconditionally secure cryptosystem can be built by combining a QKD-generated key with
the One Time Pad (OTP) symmetric key algorithm.
Just as in the early days of computing, each QKD system, whether commercial or
research, is a unique implementation based on QKD theory and principles using currently
available components, protocols, and technology. Since there are no widely accepted
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performance standards for evaluating QKD systems, each system designer architects their
system based on their own views and needs. Because of this, the Air Force desires to model
particular QKD implementations to estimate system level attributes such as effectiveness,
performance, and other technical attributes.
The need to explore different QKD system implementations coupled with the limits of
testing, cost of the systems, unique implementations and the relative scarcity of resources
yields a problem: How does one design, develop, test, or analyse a QKD system in a
resource-constrained environment? It is impractical and cost prohibitive to design, develop,
build, or acquire different QKD systems for testing and evaluation purposes.
A practical alternative is to develop a simulation capability that can be used to
accurately model a wide variety of existing and proposed QKD implementations for the
analysis intended. At this time such a simulation capability is being designed and built at
the Air Force Institute of Technology (AFIT) by a team of faculty and students.
1.1 Problem Statement
Many scientific and engineering problems are being rewritten for GPU hardware
and showing significant speedup. The NVIDIA’s CUDA Zone website [8] reports that
some applications have shown a speedup improvement of more than two magnitudes.
Programming with GPUs is based on a popular style of programming, single-instruction-
stream, multiple-data-stream (SIMD). NVIDIA’s GPUs are described as Single Instruction,
Multiple Thread (SIMT) devices, NVIDIA’s unique take on SIMD devices. An NVIDIA
GPU contains many simple processors that simultaneously execute the same instruction on
different data.
The CUDA kernel function is specified code to run on all threads during the parallel
execution phase [9]. The kernel is called on the host machine and ran on the GPU device.
When a kernel is called, a grid of threads is created on the device. The grid is divided into
2
blocks and blocks are further divided into thread warps. The latest graphical processing
units (GPUs) are capable of handling thousands to millions of threads simultaneously.
Currently AFIT developers report the QKD simulation require hours of wall clock
time to simulate a few milliseconds of simulation time and it is believed that simulation
execution time can be reduced using GPUs. However, not all problems will experience
optimal performance on GPU architectures because GPUs generally lend themselves to
problems that have data parallelism.
As part of the modeling effort, the shape of the electric fields for optical pulses from
real-world existing laser sources is needed in order to calculate energy and power, which in
turn can be used to calculate the mean number of photons present. Using the curve fitting
techniques as described by [10], pulses can be described by a series of Gaussian curves.
For this research, the source laser of interest is the ID Quantique ID300 and its pulse shape
is presented by [11].
1.2 Approach
The integral calculation of the ID Quantique ID300 pulse for power calculations is
selected to be implemented with GPU hardware and GPU programming techniques. By
implementing optical pulse integration with GPU programming it is believed that the
same level of accuracy and precision can be achieved while reducing execution time.
GPUs use thousands to even millions of concurrent threads which allows them to process
large amounts of data with very fast speed. A simplistic integration method may achieve
comparable results to the current numerical integration method currently implemented in
the QKD simulation. The ID300 shape presented by [11] is used to represent the ID300
pulse for numerical integration.
3
1.3 Research Goals and Objectives
The primary goal of this research is to determine if parallel processing with GPUs can
significantly reduce the execution time of the QKD simulations.
The following objectives are identified to assist in reaching the specified research goal:
• Determine the most suitable numerical integration method for optical pulses.
• Develop a GPU numerical integration technique for optical pulses that can replace
sequential integration.
• Develop an integration package using GPUs that has a small footprint and can easily
be integrated into the existing QKD simulation.
• Determine at what problem size it is advantageous to use numerical integration with
GPUs compared to traditional sequential programming and quantify the speedup
using GPUs.
• Determine the speedup that can be achieved as the optical pulse shape definition is
refined using more Gaussian shapes.
• Measure the accuracy of the GPU quadrature method as compared to sequential
quadrature.
1.4 Introduction Summary
The Air Force and Department of Defense have a interest in QKD because of its impact
on communications security and cryptography. GPU programming is a area in science
and technology that has much growth and success. It is believed that GPU computing
techniques can reduce the execution time of the QKD simulation by reducing the time
spent integrating pulses. Currently simulations require hours to execute a single run. A
reduction in the integration time will enhance the QKD simulations. This study attempts
4
to determine the relative speedup of the GPU when compare to the CPU for integrating
optical pulse shapes.
The following chapters present a brief description of the QKD simulation, an overview
of GPU hardware and GPU programming using Compute Unified Device Architecture
(CUDA) (Chapter 2). In addition, a detailed description is provided of the quadrature
method chosen for this study, the trapezoid rule. The software design methodology and
test methodology is presented in Chapter 3. Chapter 4 contains the results generated by
testing numerical integration on GPUs and CPUs. The speedup obtained by GPU devices
as the problem size grows is analyzed. The conclusion and a discussion for future research
is given in Chapter 5.
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II. Background
T
his chapter is divided into four sections. The first section gives an overview of
the QKD simulation and a description of the cryptography protocol that make it
possible, BB84. The QKD simulation is being developed using the OMNeT++ simulation
framework. Section 2.2 gives an overview of the OMNeT++ framework and provides
an understanding of the modular development within OMNeT++. The third section
provides an overview of NVIDIA GPU devices and programming using the application
programming interface (API) CUDA. Lastly, Section 2.4 steps through the Newton-Cotes
numerical integration method, trapezoid rule, and provides a discussion of several previous
application of GPU numerical integration in scientific research.
2.1 Cryptography and Quantum Key Distribution Protocol
In order to have a better understanding of the QKD simulation a basic description of
cryptography and the QKD protocol is presented in Section 2.1.1 and Section 2.1.2.
2.1.1 Cryptography.
Cryptographic systems are generally composed of an algorithm for performing
encryption and decryption as well as one or more keys used as parameters to lock and
unlock the information [1]. Figure 2.1 shows a diagram of a simple cryptographic system.
A encryption algorithm, E, transforms a plaintext message, m, into a ciphertext, EK(m),
with the aid of a encryption key. The cyphertext is transformed back into plaintext using a
decryption algorithm, D, and decryption key, K′ [1]. An eavesdropper would have to know
the decryption algorithm and secret key in order to decrypt the message. Determining
the secret key is a difficult mathematical problem and gives cryptographic systems their
strength. Modern computers are enabling adversaries to decode ciphertext in shorter
amounts of time.
6




Simple modules are the base level of all modules as they cannot be further divided.
Functionality is added to simple modules by coroutine-based programming or event-
processing function [2]. Coroutine-based programming launches the module code in its
own thread. The thread receives control from the simulation kernel when it receives an
event in the form of a message [2]. Typically coroutine-based programming runs in an
infinite loop. Modules written as event-processing functions are called by the simulation
kernel and given messages as input arguments. The function returns immediately after the
input argument has been processed [2].
Messages are sent between modules and can contain many different types of
information defined by the programmer. Messages typically travel in and out of modules
via gates. Each module can have an input and output gate. Modules are connected at
gates by defined connections, and connections can contain information such as propagation
delays, data rate and bit error rate [2]. Lastly, modules have parameters which are used to
pass configuration data to simple modules and define module topology [2]. Parameters are
represented as objects in the program and can be passed by value or reference [2].
2.3 Graphical Processing Units
Programming with graphical processing unit (GPU) requires a different approach from
the traditional sequential programming of CPUs. The two main programming paradigms
for GPU programming are CUDA and OpenCL. NVIDIA released the API CUDA in
2007 which improved the ease of parallel programming with GPUs [9]. CUDA allows
programmers to utilize GPU processing speeds while programming in C/C++ [9]. CUDA
can be used only with NVIDIA GPU devices while the OpenCL API can be used with
many GPU devices. Today’s GPUs can perform many more floating point operations
per second (FLOPS) than CPUs [3]. Recent releases of GPU devices have the capability
of supporting double and single precision floating point operations. Figure 2.5 shows a
comparison between GPU and CPU theoretical FLOPS [3].
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contain many-core processors. SIMT instructions control the branching and execution of
a single thread. SIMT can have multiple thread paths where SIMD cannot. SIMT has the
capability to handle data parallel code for coordinated threads and to handle independent
thread execution [3]. SIMT is essentially a more flexible version of SIMD which allows it
have a wider set of applications.
2.3.3 CUDA API.
The CUDA programming API contains functions for communicating with the GPU
device. Prior to executing the many CUDA threads memory is allocated on the GPU device
as needed for the problem. In addition, the required data must be copied to the GPU device.
After the memory is allocated and the data has been copied to the GPU device the kernel
function is executed. The kernel function, is the code that is ran asynchronously by all
threads during the parallel execution phase [9]. If the kernel is designated with N CUDA
threads the kernel function is executed N times in parallel [3]. The kernel is called on the
host machine and ran on the GPU device. When a kernel is called, a grid of threads is
created on the device. The grid is divided into blocks and blocks are further divided into
thread warps. A thread warp is grouping of 32 threads and is the smallest number of threads
that can be called by a kernel [3]. The latest graphical processing units (GPUs) are capable
of handling thousands to millions of CUDA threads.
2.3.4 CUDA and NVIDIA GPU Hardware.
The NVIDIA GPU is composed of streaming multiprocessors (SMs), each SM has
a number of streaming processors (SPs), also referred to as CUDA cores. Streaming
processors control logic and instruction cache. For example the Tesla C2075 has 14 SMs,
each with 32 SPs, that is a total of 448 SPs. The number of SPs per SM and SMs per
chip varies depending the GPU. Each SM can execute hundreds to thousands of threads
14



make parallel programming code more concise and readable [14]. The reduction using
the Thrust API is significantly faster than a sequential reduction. Thrust launches its own
kernel which utilizes the shared block memory to optimize reduction.
2.4 Numerical Integration
Numerical integration, also referred to as quadrature, is widely used in many fields
of study in engineering and physics. Computer simulations may perform numerous
integrations throughout a single run. Classical quadrature methods are based on performing
a summation of integrand values at a sequence of abscissas 1 within the range of integration
[15]. The trapezoid rule is an excellent method for integrating functions of the form e−x
2
because it has a good convergence [15].
2.4.1 Trapezoid Method.
One of the most common techniques in simulation is the “trapezoid method” [16].
The “trapezoid method” is a closed Newton-Cotes formula which can be easily implement
as a numerical method [16]. The area under a function f (x) is estimated from a to b by
performing a summation of trapezoids under f (x). The interval [a, b] is subdivided into n
equally spaced intervals. Each interval has a width of h = (b − a)/n where the points of
evaluation are x0 = a, x1 = a + h, x2 = x0 + h, ... , xn−1 = b − h, xn = b. Every interval
forms a trapezoid and the area of all trapezoids over the interval [a, b] is an approximation
of the integral. As the interval width approaches zero, h → 0, the number of intervals on
[a, b] increases n→ ∞, and the area under the function f (x) approaches the exact solution.
However, because of the limitation of computers h cannot truly approach zero and there
cannot be an infinite number intervals. Thus there is a limit to the accuracy of numerical
trapezoid rule implementation. The classical Newton-Cotes formula [15] for the trapezoid
rule and its theoretical error [16] are written as provided in Equations 2.1-2.3. Equation
1Abscissas is a mathematical term for describing the horizontal coordinate of a point in a two-dimensional
rectangular Cartesian coordinate system
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2.1 is the composite form of the Trapezoid rule. By repeating the composite form N times
the extended equation (2.2) is developed [15]. N represents the number of equally spaced
sub-intervals to be calculated and N + 1 is the number of points to be calculated.
∫ b
a
f (x)dx ≈
h
2
( f (a) + f (b)) (2.1)
∫ xN+1
x0
f (x)dx = h
[
1
2
f (x0) + f (x1) + · · ·
+ f (xN−1) + f (xN) +
1
2
f (xN+1)
]
+ O
(
(b − a)3 f ′′(ξ)
N2
)
(2.2)
∈n (ξ) =
(b − a)3
12N2
f ′′(ξ) (2.3)
The observed error is bounded by the theoretical error, ∈n (a) ≤ Actual Error ≤∈n (b).
The true error cannot be determined beforehand, however, it is clear that the error is a
function of the interval size. Reducing the interval width (and in turn using a large number
of intervals) decreases the error. The number of intervals needed for a specified error
tolerance can be estimated using Equation 2.4 [16].
n =
⌈
(b − a)
√
12 ∈n (ξ)
⌉
(2.4)
Classical Newton-Cotes integration requires O(n) operations for a single integration.
With more advanced integration techniques (i.e. Gaussian Quadrature) O(n) operations are
still required. However, the advanced techniques can achieve the same ∈n (ξ) with far fewer
intervals [15]. The “trapezoid rule” is exact for polynomial up to and including degree-
1 [15]. Other Newton-Cotes formula are capable of handling higher order polynomials,
such as the Simpsons rule, Simpsons 3/8 rule, and Bodes rule [15]. By leveraging the
raw number of threads capable by GPUs the classical Newton-Cotes formula is capable
of achieving improved execution time as compared to Newton-Cotes integration with
sequential programming.
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2.4.2 Previous Implementation of GPU Numerical Integration.
Many scientific and engineering problems utilize multidimensional integration [16].
As the dimentionality of the integral grows the work required to compute the integral using
Newton-Cotes become O(nk) (where k is the number of dimensions). Advanced numerical
integration methods such as Gaussian quadrature, and adaptive quadrature 2 can be used to
reduce the number of calculates necessary to achieve the same accuracy as Newton-cotes
integration [16] [15].
Adaptive quadrature requires a recursive algorithm to divide the function into
subintervals to be integrated [15]. Several works utilize GPUs to perform multidimentional
numerical integration [17][18][19]. Both [17] and [18] state that adaptive quadrature
techniques are not suited for GPU programming because they do not take advantage of data
parallelism. Nelson states that the execution time using adaptive quadrature is doubled and
that a efficient method for using adaptive quadrature with GPUs is unknown [17]. For the
reasons stated by [17] and [18] adaptive quadrature is not pursued as a viable method to
integrate the optical pulse.
2.5 Background Summary
This chapter has provided a brief background on cryptography and describes the
unconditional security that can be achieved using a one-time pad. It also describes the
theory behind the BB84 protocol used in the QKD system and how the QKD system can
maintain security with the eavesdroppers present. A short description is provided of the
OMNeT++ simulation framework and particular attention was given to the modular design
of OMNeT++. The modular design allows programmers to produce very large network
simulations with ease. An overview of NVIDIA SIMT GPUs presented as well as many of
the nuances of programming using the thread/block/grid structures within CUDA. Lastly,
2The QKD simulation developers report that the QAG adaptive integration from the GNU Scientific
library is the quadrature method currently implemented in the Air Force Institute of Technology QKD
simulation
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the numerical integration technique, the trapezoid rule, is presented as well as research
areas that have previously utilized GPUs for numerical integration.
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III. Methodology
T
his chapter proves a description of the design and test methodology used to evaluate
numerical integration of optical pulses with CUDA. The design methodology is
presented in Section 3.1 which provides a description of how the ID300 pulse is modeled.
In addition, a CUDA quadrature algorithm is presented to integrate the ID300 pulse.
In order for the CUDA algorithm to be evaluated an appropriate timer for CUDA and
sequential programming must be selected. Section 3.2 provides the search for an optimal
timer. After a optimal timer is selected that timer is then used to evaluate the performance
of the sequential quadrature algorithm and the CUDA based algorithm. A description of
the tests used to evaluate both is also in Section 3.2.
3.1 Methodology of Design
The design methodology first presents the ID300 pulse approximation as a sum of
Gaussian shapes. The sequential and CUDA algorithm is given as well as an overview of
the software design of the CUDA quadrature technique.
3.1.1 Workload.
An approximation of the ID300 pulse is used for all quadrature experiments in this
study. The pulse is composed of three Gaussian functions as described by [11]. The
amplitude (A), mean (µ), and standard deviation (σ) of each Gaussian is provided in
Equation 3.2. The integration limits used are from a = 0 to b = 4e−10seconds = 400
picoseconds. The ID300 pulse is shown in Figure 3.1.
Pulseid300 = Gaussian1 +Guassian2 +Guassian3 (3.1)
Gaussian = A
1
√
2πσ2
e
−(x−µ)2
2σ2 (3.2)
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Algorithm 1: Extended Trapezoid Rule, Sequential Algorithm
Data: g, a, b, m, and ID300 parameters
Result: Solution
for (int N=1; N<=m+1; N++) do
if First Iteration, N=1 then
// calculate end points
S olution = b−a
2
( f (a) + f (b)
)
;
else
for (k=1;k<N-1;k++) do
h =
b − a
2N−2
;
x = 1
2
h + a;
sum =
2N−2
∑
j=1
f (x + ( j − 1)h);
S olution = 1
2
(S olution + (h × sum));
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Algorithm 2: Trapezoid Rule, CUDA Algorithm
Data: g, a, b, m, ID300 parameters and BlockWidth
Result: Solution
begin initialize
// Configures the GPU device and calculate step size
h =
b − a
2m
;
probSize = g × 2m;
Allocate array Kd size of probSize in device memory;
Create Thrust pointer wrapper for Kd;
Block Dimensions = dim3(BlockWidth, 1);
Grid Dimensions = dim3
(
g,
2m
BlockWidth
)
;
begin Launch Kernel
// Not a loop
foreach Thread do
i← thread id within block;
z← global thread id;
x0 = a + (blockIdx.y × blockDim.x × h);
xi = (h × i) + x0 ;
x f = xi + h;
Kd[z] = h
2
×
(
f (xi) + f (x f )
)
;
Solution = ThrustReduce(Kd);
return Solution;
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3.2 Methodology of Test
The test methodology provides a detailed description of both systems used in this
research which are listed in Section 3.2.1. The NVIDIA Tesla C2075 GPU is designed as
a co-processor to be used for general purpose computing and more suited for numerical
integration as compared to the NVIDIA Quadro K1000M. Any CUDA capable GPU can
execute CUDA code, but the performance may vary greatly. A performance comparison of
the high end Tesla and Quadro will demonstrate the disparity between GPU devices.
In order to make this comparison an appropriate timer is needed. Because GPUs are a
relatively new technology the need to compare timing methods arose. NVIDIA GPUs have
a startup delay that can significantly increase the execution time when it is recorded. A
timing method is desired that can only time the CUDA integration calculation and not the
CUDA startup delay in order to have a more appropriate comparison with the sequential
quadrature method.
3.2.1 System Configurations.
Two different computer systems are provided by the AFIT QKD simulation group for
this research. Each computer system has an NVIDIA CUDA capable GPU device. The
specifications of each computer system is provided in Tables 3.1 and 3.2. Both systems are
installed with Windows 7 (64 bit) and CUDA version 5.5. The NVIDIA Quadro K1000M is
not advertised for high performance computing purposes however the Quadro is included
in this research in order to show the contrast in GPU devices. The theoretical floating
point operations per second (FLOPS) varies greatly between different GPU devices. The
specifications for the Tesla C2075 have the theoretical FLOPS capability listed at 515
GigaFLOPS for double precision and 1030 GigaFLOPS for single precision while the
Quadro K1000M FLOPS capability is not specified by NVIDIA [20].
29
Table 3.1: System 1 Configuration
Host Device - Intel Core i7-3610QM GPU Device - NVIDIA Quadro K1000M
Processor cores 8 CUDA core 1 (SM) × 192 (SP) = 192 cores
Processor Speed 2.3 GHz GPU clock speed 0.85 GHz
Memory (RAM) 8 GB Global memory (GDDR) 2048 MBytes
Shared memory per block 49152 bytes
Memory clock speed 900 MHz
Max threads per block 1024
Max size of each dimension of a block [1024, 1024, 64]
Max size of each dimension of a grid [2,147, 483,647, 65,535, 65,535]
Table 3.2: System 2 Configuration
Host Device - Intel Xeon E5-2650 GPU Device - NVIDIA Tesla C2075
Processor cores 8 CUDA core 14 (SM) × 32 (SP) = 448 cores
Processor Speed 2 - 2.8 GHz GPU clock speed 1.15 GHz
Memory (RAM) 128 GB Global memory (GDDR) 4096 MBytes
Shared memory per block 49152 bytes
Memory clock speed 1.57 GHz
Max threads per block 1024
Max size of each dimension of a block [1024, 1024, 64]
Max size of each dimension of a grid [65,535, 65,535, 65,535]
The Tesla GPU is considered by NVIDIA to be a co-processor and has the advantage
of being solely dedicated to computational work [20]. Work stations with an all-in-one
GPU device may have limited performance because the device is also being used to render
graphics.
The Quadro has a timeout error after two seconds of execution due to a timeout
detection and recovery feature of the Windows operating system. The timeout detection
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and recovery “detects response problems from a graphics card, and recovers to a functional
desktop by resetting the card. If the operating system does not receive a response from a
graphics card within a certain amount of time (default is 2 seconds), the operating system
resets the graphics card” [21]. When the graphics card is reset any data on the GPU device
is lost. The timeout detection and recovery feature can be disable or changed to allow more
time before a timeout occurs [21]
3.2.2 Performance Metrics.
The primary metric is execution time and relative speedup of the integrations being
performed. Execution time is measured by timers (discussed further in Section 3.2.3) in
milliseconds. Speedup, S, is the ratio of the serial run-time of the best sequential integration
calculation, Ts, to the run-time of the parallel integration calculation, Tp (Equation 3.3)
[22].
S =
Ts
Tp
(3.3)
The solution from the CUDA quadrature method will also need to converge to within ε
less than 10−10. Equation 3.4 provides an equation for evaluating convergence. The CUDA
integration method is said to converge if the absolute of the difference in solutions between
refinement steps reaches a value of less than ε.
|xk+1 − xk| < ε (3.4)
3.2.3 Choosing a Timing Method.
A timing method is desired that can accurately and consistently time calculations
within half a millisecond. Four different timing methods are compared to determine
which is the most suitable for evaluating the CUDA integration technique, as well as
sequential integration. The four timing methods are the CUDA event timer (CET) which
utilizes CUDA events and three timers (timer 1, 2 and 3) that utilize the Windows
system API high resolution counter, QueryPerformanceCounter() and system frequency,
QueryPerformanceFrequency(). Statistical comparisons are performed on each timer and
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the results are provided in Appendix A. The results from the test reveal there is no statistical
advantage to using the CET, however, there are other advantages to using the CET that will
be discussed in the remainder of this section.
3.2.3.1 CUDA Event Timer.
?? The CET is shown, in Listing 3.2. The function cudaEventCreate(cudaEvent_t)
creates a CUDA event object from the CUDA event type, cudaEvent_t. An event
is recorded using cudaEventRecord(cudaEvent_t,cudaStream_t) after all proceeding
CUDA operations have completed. The stream is set to zero as the default stream.
The cudaEventRecord(cudaEvent_t, cudaStream_t) is an asynchronous function and
returns immediately regardless if the cuda event has been recorded. In some scenarios
it is necessary to use cudaEventSynchronize(cudaEvent_t) to block until the event has
been recorded. An event is recorded before and after the calculation. The function
cudaEventElapsedTime(*float,cudaEvent_t,cudaEvent_t) computes the time that has
elapsed between the two events to about half a millisecond [23]. It is important to note that
the CUDA kernel is asynchronous and cudaThreadSynchronize() must be called after the
kernel in order to block the host until all CUDA threads have completed. Otherwise, the
kernel returns immediately and the timing is inaccurate.
Listing 3.2: CUDA Event Timer Code
1 float time;
2 cudaEvent_t start, stop;
3 cudaEventCreate(&start);
4 cudaEventCreate(&stop);
5 cudaEventRecord(start, 0);
6 cudaEventSynchronize(start); //OPTIONAL
7
8 //Calculate Something
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9
10 cudaEventRecord(stop, 0);
11 cudaEventSynchronize(stop);
12 cudaEventElapsedTime(&time, start, stop);
13 cudaEventDestroy(start);
14 cudaEventDestroy(stop);
3.2.3.2 CUDA Event Synchronize.
Figure 3.5: Sequential Timer Experiment with and without Synchronizing CUDA Events
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It is observed that unless the a synchronize call is performed after the start
event, cudaEventSynchronize(start), the CET produces poor results. However, when
the synchronize function is performed, the CET results more closely represent the
results produced from the other timers. Figure 3.5 shows the effects of not using
cudaEventSynchronize(start).
3.2.3.3 GPU Startup Delay.
A startup delay is consistently observed at the first integration regardless of the timer
used. Figure 3.6 shows the first timer consistently having a outlier close to 150 to 200
ms. Startup delays of up to 800 milliseconds are observed. The CET did not have any
extreme outliers. The startup delay is caused by the CET makes calls to the GPU which
begins the GPU startup process. Using the CET eliminates recording the startup delay
as part of the calculation time. The NVCC documentation states that startup delay can
be reduced by generating code for multiple GPU device types which can be set in the
NVCC compiler options [24]. The focus of this study is to evaluate the time required for
integration, therefore, the startup delay time is not included in the time per integration.
Because the CET did not include startup delay and because its performance was no
worse than the other three timers it is selected as the primary timer for evaluating the
performance of the GPUs and CPUs. The remaining tests and experiments only utilize the
CUDA event timer.
3.3 Methodology Summary
This chapter described the design and test methodology for this research. The primary
goal is to determine if CUDA programming can reduce execution time of integration of
ID300 optical pulses representations in the QKD simulation. A sequential quadrature
algorithm is developed from [15]. The CUDA quadrature algorithm is designed with
scalability in mine. The problem size as well as the number of Gaussian pulses can vary.
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Figure 3.6: CUDA Timer Experiment Order of Timer
The test methodology provides a investigation into why the CUDA event timer is selected
as the optimal timer for this research. In addition a definition of the metrics used to evaluate
CUDA quadrature, speedup and convergence, are provided.
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IV. Results and Analysis
T
he results obtained from integrating the ID300 pulse with CUDA and sequential
quadrature methods are presented in this chapter. The execution time for both
methods is recorded using the CET (Section 3.2.3). The sequential and CUDA execution
times are used to calculate speedup. In addition, the solutions obtained per problem size
are provided with figures showing the convergence for each device used.
4.1 CUDA Integration Calculation
The CUDA kernel performs all the point calculations to determine the solution,
however, before the kernel can be executed memory space on the GPU device must be
allocated and the grid dimensions must be determined. All of the kernel setup operations
are handled by the constructor for the cudaIntegral class, cudaIntegral(int numGaus, Real
A, Real B, int m).
Table 4.1: One-sided t-test, Kernel Mean < Sequential Mean
n = 1, r = 10,000
95% Confidence Interval p-value Kernel Mean (ms) Seq. Mean (ms)
Tesla vs. Xeon (−∞,−0.01782292) < 2.2e−16 0.2224929 0.2409594
Tesla vs. i7 (−∞,−0.02018621) < 2.2e−16 0.2224929 0.2435304
Tesla vs. (Xeon & i7) (−∞,−0.01911166) < 2.2e−16 0.2224929 0.2422449
Once the cudaIntegral object has been initialized with the constructor the kernel can
be executed as many times as necessary. Figure 4.1 shows a comparison between the
GPU devices and CPUs for calculating a single integral using 1024 points (m = 210).
The kernel execution time of the Tesla is comparable to the sequential time of the Xeon
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and i7 CPU. The one-sided t-test (Table 4.1 indicates that the Tesla kernel is at least
seventeen microseconds faster than the Xeon CPU and that the Tesla kernel is on average
20 microseconds faster than the Xeon and i7 CPU when considering the CPUs as a single
group. As more and more integrals are performed the time saved begins to add up.
(a) With Constructor (b) Kernel Only
Figure 4.1: CUDA Execution Time, n = 1, r = 10,000, timed with the CUDA event timer
(CET)
4.2 Scalability of CUDA Integration Calculation
Several tests are performed to evaluate the speedup of GPU as the number of
points(and intervals) per integration is increased. In addition the number of Gaussian
functions per pulse is increased which increases the problem size further. Results using
single and double precision are compared to determine if there is a speed advantage to using
either double or single precision. Lastly the solution from double and single precision are
evaluated to determine which level of precision is required.
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4.2.1 Points Calculated per Pulse.
The number of points calculations per integration is varied for sequential and CUDA
integration from 2m = 210 to 225 using the standard pulse. Each integral is repeated ten
times (n = 10, r = 10). Figure 4.2 shows that CUDA integration with the Tesla GPU
outperforms all other devices. As the number of points calculated per integration increases
from 210 to 225 the Tesla Execution time increases at a much lower rate as compared to the
other devices. The i7 processor has the worst ability to scale out of the group of hardware
evaluated. The same data is shown with a logarithmic scale on the y-axis in Figure 4.3.
Table 4.2 shows the speedup of the Tesla compared to the Xeon processor. CUDA has the
capability of using double and single precision Figure 4.4 shows the difference in using
the two data types. As the problem size becomes very large the single precision (float)
execution begins to have a reduced execution as compared to double precision.
Table 4.2: Mean Speedup of Tesla compared to Xeon
for n = 10, r = 10
m 10 12 14 16 18 20 22 24
Speedup 1.012578 2.338682 5.684155 10.74699 17.91386 20.85142 21.61606 22.06557
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Figure 4.2: System Comparison, Execution Time in (ms) vs. Problem Size (2m), n = 10
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Figure 4.4: Precision, Execution Time (ms) vs. Problem Size (2m) on Tesla GPU, n = 10
4.2.2 Increased Gaussians per Pulse.
The standard pulse, with three Gaussians, is currently being used in the QKD
simulation to model a pulse. However, future QKD simulations may require a pulse model
with more than three Gaussians. The number of Gaussians within a pulse increased from
g = 3 to g = 15 and the execution time is recorded for n = 10 integrals with 10 replications
(r = 10). Figure 4.5 shows that the the Tesla GPU greatly outperforms the i7 and Xeon
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processors as the number of Gaussians is increased. Table 4.3 provides the relative speedup
of the Tesla compared to the i7 processor.
Table 4.3: Mean Seedup of Tesla compared to i7
for n = 10, r = 10
m 10 12 14 16 18 20
Speedup g = 3 0.7554481 3.052879 9.360489 28.45976 52.27691 63.99778
Speedup g = 6 1.920524 6.434797 18.81976 46.74105 69.98963 66.19936
Speedup g = 9 2.7045 8.725577 24.10778 45.0548 58.23774 63.12008
Speedup g = 12 3.392989 11.11147 32.08359 51.7936 62.84155 64.76208
Speedup g = 15 3.793517 12.69264 30.59965 51.10351 60.35495 63.2263
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Figure 4.5: Number of Gaussians per Pulse Increased from g = 3 and g = 15 on Tesla, i7
and Xeon, n = 10
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Figure 4.6: Number of Gaussians per Pulse Increased g = 3 to g = 15 on Tesla GPU, n =
10
4.3 Accuracy and Convergence
There is no analytically solution to the integration of Gaussian shapes. Thus the
true accuracy of the CUDA quadrature method cannot be known. However evaluating the
convergence provides some assurance that the numerical solution is trustworthy. The nature
of Guassian pulses (tapering off at the ends) indicate that the numerical integration should
converge to a solution. The method for determining convergence is defined in Section
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4.4 Results and Analysis Summary
The results obtained by varying the problem size and the number of Gaussians per
optical pulse is presented in table and graphical form. Comparing the execution time of
the sequential quadrature to the CUDA quadrature a speedup for each problem size is
determined. The for problem sizes about 210 the Tesla GPU using CUDA quadrature has
a faster execution time as compared to the i7 and Xeon CPU. As the number of Guassians
per optical pulse is increased the problem size is increased and the speedup achieved by
the Tesla compared to the i7 and Xeon increases. Using single precision with CUDA
quadrature only achieves a speedup for very large problems sizes. The small about of
speedup is not significant because the CUDA quadrature using single precision does not
converge to withing ε = 10−10.
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V. Conclusion
A
simple approach to performing numerical integration using CUDA capable GPU
devices is presented for the ID300 optical pulse. The results show that GPUs can
achieve better execution times than sequential algorithms when performing integration
using the trapezoidal method. It was found that integration of the ID300 pulse with
210 = 1024 intervals and three Gaussian functions produced a very small speedup. On
average the Tesla kernel outperforms the Xeon and i7 processor by at least 19 microseconds
for a single integration calculation (Table 4.1). However, when the time for constructing
the CUDA integrator is included in the execution time for a single integral the sequential
program has a faster execution time (Figure 4.1).
The problem size is scaled to 225 intervals between a and b. As the problem size
increases, the performance of the CUDA integration method improves. As seen in Table
4.2 a speedup of up to 22x is achieved for 10 integrations per replication. The rate of
growth of the Tesla GPU is much less than all other devices in this study. As the number
of Gaussian functions is increased in addition to the problem size the speedup observed is
much higher, exceeding 60 times. The Tesla device can easily handle thousands to millions
of threads in a single execution, demonstrating excellent scalability.
When comparing the execution time of double single precision there is little difference.
The results show that the single precision solution is significantly inconsistent with the
double precision solution. There is no substantial benefit to using single precision for
CUDA numerical integration. Because single precision does not have a significantly
improve the execution time double precision is recommended.
Several objectives listed in Chapter 1 have been met. A CUDA integration software
using C++ was developed than can easily be integrated into the existing QKD simulation
because it is contained in a C++ class. A speedup greater than one was achieved for
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problem sizes greater than 210. With the addition of more Gaussian shapes within a
pulse the speedup ranges from 1.9x to greater than 60x. However, the CUDA quadrature
method does not have the capability of replacing the sequential quadrature because even
though very high speedups are achieved they offer no benefit because the solution does not
improve at these high levels of refinement. More research is required to determine the most
appropriate method for integrating the ID300 pulse as part of the QKD simulation.
5.1 Future Research
Future research in this area should focus on implementing alternative quadrature
methods for optical pulses with CUDA. Alternative quadrature methods may have a faster
convergence for the optical pulse shape, which will require fewer calculations. A GPU
adaptive quadrature method is attempted by [17] (Section 2.4.2) who reported the execution
time was doubled. Thus, adaptive quadrature is not practical for GPU implementation.
However, other Newton-Cotes methods, such as Simpson’s rule, could easily be adaptive
into the CUDA integration software developed. In [19] Simpson’s rule was implemented
using GPU for integrating financial pricing function and reported Simpson’s rule has a
faster convergence. Implementations of more advanced integration techniques such as non-
adaptive Gaussian Quadrature are also feasible. However, it is less likely there will any
speedup because Gaussian Quadrature does not require as many intervals as the Trapezoid
Rule.
Other areas of research include investigating integration methods that take advantage
of the Gaussian model of the ID300 pulse. One such approach is to use the Error function
to solve the integral of each Guassian. Preliminary results using the error function show
the integration time orders of magnitude faster than the sequential and CUDA quadrature
presented in this research.
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5.2 Lessons Learned in GPU Programming
GPU and sequential programming are very different. There are many challenges
associated with GPU programming that do not exist in sequential programming. The
following list is a summary of the lessons learned programming with CUDA on Windows.
• The problem should have data parallelism and the problem size should be very large.
• Avoid thread branching within a kernel by avoiding if-then-else statements within a
kernel.
• Copying into and out of the GPU device is a very slow operation. Avoid costly
copying by reducing the solution within a block or thread as much as possible using
shared memory.
• Investigate using CUDA libraries. Many of the available libraries simplify CUDA
programming to the point where the user does not need an extensive knowledge of
CUDA or GPUs.
• Use a dedicated GPU for computational work. If a dedicated GPU is not used the
GPU will timeout after a CUDA execution exceeds two seconds.
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Appendix: Timer Comparison Experiment
Tests are performed to determine if there is a significant difference between the timers
described in Section 3.2.3.
A.1 Timer Test for a Single Integration
The test records the time for one integration (n=1) of a pulse to complete and is
replicated 10,000 times (r = 10,000). The test is conducted on the system 1 and 2 GPUs
(Tesla and Quadro) for integration using CUDA and on the system 1 and 2 CPUs (Xeon and
i7) for sequential integration. The results from the Tesla GPU running the CUDA algorithm
and the Xeon CPU running the sequential algorithm are shown in Figures A.1 and A.2.
The data shown in Figures A.1 and A.2 is not normally distributed. Using the Central
Limit Theorem, a sampling distribution of the averages is determined by sampling the
distributions in Figures A.1 and A.2 100 times. The 100 samples are averaged and the
sampling process is repeated 1000 times to form the normal distributions in Figures A.3
and A.4.
A two-sided t-test was conducted on the sampled distribution of averages in order to
determine if there is a statistical difference between the CUDA event Timer and the three
additional timers for timing a single integration. The results from the t-test are shown
in Table A.1. The low p-values (p − value < 0.05) for each test suggests that there is
a significant difference between the CET and Timers 1, 2 and 3. The mean difference
between the CET and one of the other three timers lies between 30 and 0.8 microseconds
when timing calculations on the Tesla GPU. Timing calculations on the Xeon CPU the
mean difference between timers has a smaller range, 0.09 and 9 microseconds. In addition,
Figure A.1 shows the boxplots of the data in Figures A.3 and A.4 which allow for a visual
comparison of sampled means.
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(d) Timer 3
Figure A.1: Timer Test on Tesla GPU, a single integration is replicated 10,000 times (n =
1, r = 10,000)
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(a) Cuda Event Timer
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(c) Timer 2
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Figure A.2: Timer Test on Xeon CPU, a single integration is replicated 10,000 times (n =
1, r = 10,000)
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Figure A.3: The sampling distribution of the averges on the Tesla GPU form a normal
distribution
54
Time (ms)
F
re
q
u
e
n
c
y
0.22 0.23 0.24 0.25 0.26
0
5
0
1
0
0
1
5
0
(a) Cuda Event Timer Averages
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Figure A.4: The sampling distribution of the averges on the Xeon GPU form a normal
distribution
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Table A.1: Two-sided t-test for CUDA Event Timer compared to Timers 1, 2, and 3
Device Null Hypothesis 95% Confidence Interval p-value Mean CET Mean Other
Tesla µCET = µT1 ( 0.03054815, 0.02575845) < 2.2e
−16 0.7486111 0.7767644
Tesla µCET = µT2 ( 8.368394e
−4, 5.2587512e−3) 0.006921 0.7486111 0.7455633
Tesla µCET = µT3 ( 0.02426579, 0.01954475) < 2.2e
−16 0.7486111 0.7705163
Xeon µCET = µT1 (9.472832e
−5, 5.169560e−4) 0.004541 0.2409090 0.2406032
Xeon µCET = µT2 (5.347151e
−3, 5.770945e−3) < 2.2e−16 0.240909 0.235350
Xeon µCET = µT2 (8.832244e
−3, 9.251133e−3) < 2.2e−16 0.2409090 0.2318674
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Figure A.5: Boxplot data for sampled distribution of averages
A.2 Timer Comparison Summary
Even though the CET is significantly different from other timers the variation between
Timers 1, 2, and 3 implies that they are not equivalent. A t-test on Timers 1, 2, and 3 data
from the Tesla GPU reveals that Timers 1, 2, and 3 are not identical timers (p-value ¡ 0.05,
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Table A.2: Two-sided t-test Timers 1, 2, and 3 on Tesla
a b 95% Confidence Interval p-value µa µb
Time 1 Timer 2 and 3 (0.01648331, 0.02096581) < 2.2e−16 0.7767644 0.7580398
Timer 2 Timer 1 and 3 (-0.03010360, -0.02605056) < 2.2e−16 0.7455633 0.7736404
Timer 3 Timer 1 and 2 (0.007101049, 0.011603990) 6.258e−16 0.7705163 0.7611638
the true difference in means is not zero). There is some variation even among timers all
using Windows system API. Because the CET timer variation from the other timers is very
similar to the variation among Timers 1, 2, and 3. It can be said that statistically there is no
advantage to using any one of the three timers.
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